

CLAIMS

1. An apparatus comprising:

a sampler circuit configured to generate a digital signal in response to a pre-amplified signal; and

a filter circuit configured to generate a track ID signal

5 in response to said digital signal, wherein said filter circuit is configured to (i) improve or increase signal-to-noise ratio (SNR) and (ii) reject DC offset errors.

2. The apparatus according to claim 1, wherein said filter circuit is configured to implement simple multiplication coefficients.

3. The apparatus according to claim 1, wherein said filter circuit is configured to implement multiplication coefficients of one.

4. The apparatus according to claim 1, wherein said filter circuit is immune to DC offsets and shifts from thermal asperities.

5. The apparatus according to claim 1, wherein said filter circuit is further configured to attenuate high frequencies.

6. The apparatus according to claim 5, wherein said filter circuit is configured to reject low frequencies.

7. The apparatus according to claim 1, wherein said filter circuit is further configured to closely match said digital signal.

8. The apparatus according to claim 1, wherein said sampler circuit comprises:

a voltage gain amplifier configured to receive said pre-amplified signal;

5 a magneto-resistive head asymmetry correction circuit coupled to said voltage gain amplifier;

a continuous time filter coupled to said magnetic-resistive asymmetry correction circuit;

10 an offset cancellation circuit coupled to said continuous time filter; and

an analog to digital conversion circuit configured to generate said digital signal and coupled to said offset cancellation circuit.

9. The apparatus according to claim 1, wherein said filter circuit comprises:

a digital filter circuit configured to generate a filtered track ID signal;

a track ID decoder configured to generate said track ID signal in response to said filtered track ID signal;

a position error signal (PES) filter configured to generate a filtered PES signal in response to said digital signal; and

10 a PES demodulator configured to generate a PES signal in response to said filtered PES signal.

10. The apparatus according to claim 1, further comprising:

a read channel circuit configured to generate a read data signal in response to said digital signal.

11. The apparatus according to claim 1, wherein said filter circuit comprises:

one or more delay elements configured to delay said digital signal; and

5 a summation circuit configured to perform summation of said delayed digital signals and provide an output filtered signal.

12. The apparatus according to claim 1, wherein said filter circuit comprises:

a first delay element configured to receive said digital signal and present a first delayed signal;

a second delay element configured to receive said first delayed signal and present a second delayed signal;

a shift left circuit configured to receive said second delayed signal and present a shifted signal; and

10 a summation circuit configured to receive said digital signal, said first delayed signal and said shifted signal and generate a filtered output signal.

13. The apparatus according to claim 12, wherein said first and second delay elements comprise 4th order delay elements.

00-608
1496.00132

14. The apparatus according to claim 1, wherein said track ID signal comprises a servo track ID signal.

15. The apparatus according to claim 1, wherein said filter circuit comprises:

a servo track ID filter configured to generate said track ID signal in response to said digital signal.

16. An apparatus comprising:

means for generating a digital signal in response to a pre-amplified signal;

means for generating a track ID signal in response to said digital signal;

means for providing improved signal-to-noise ratio (SNR);
and

means for rejecting DC offset error.

17. A method for improved filter bi-phase servo demodulation, comprising the steps of:

(A) generating a digital signal in response to a pre-amplified signal;

5 (B) generating a track ID signal in response to said digital signal filtering a digital signal;

(C) providing improved signal-to-noise ratio (SNR) and rejecting DC offset error.

18. The method according to claim 17, wherein step (C) further comprises:

implementing simple multiplication coefficients.

19. The method according to claim 17, wherein step (C) further comprises:

delaying said digital signal to generate a first delayed signal;

delaying said first delayed signal to generate a second delayed signal;

shifting said second delayed signal to generate a shifted signal; and

10 summing said digital signal, said first delayed signal and said shifted signal to generate a filtered output signal.

00-608
1496.00132

20. The method according to claim 17, wherein step (C) further comprises:

attenuating high frequencies; and
rejecting low frequencies.